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Abstract 9 
With the objective of minimizing environment and energy issues, distributed renewable energy sources 10 
have reached remarkable advancements along the last decades, with special emphasis on wind and 11 
solar photovoltaic installations, which are deemed as the future of power generation in modern power 12 
systems. The integration of renewable energy sources into the power system requires the use of 13 
advanced power electronics converters, representing a challenge within the paradigm of smart grids, 14 
e.g., to improve efficiency, to obtain high power density, to guarantee fault-tolerance, to reduce the 15 
control complexity and to mitigate power quality problems. This paper presents a specific review about 16 
front-end converters for renewable energy applications (more specifically the power inverter that 17 
interfaces the renewable energy source with the power grid). It is important to note that the objective 18 
of this paper is not to cover all types of front-end converters; the focus is only on single-phase 19 
multilevel structures limited to five voltage levels, based on a voltage-source arrangement and allowing 20 
current or voltage feedback control. The established review is presented considering the following 21 
main classifications: (a) Number of passive and active power semiconductors; (b) Fault tolerance 22 
features; (c) Control complexity; (d) Requirements of specific passive components as capacitor or 23 
inductors; (e) Number of independent or split dc-link voltages. Throughout the paper, several specific 24 
five-level front-end topologies are presented and comparisons are made between them, highlighting 25 
the pros and cons of each one of them as a candidate for the interface of renewable energy sources with 26 
the power grid. 27 
1 Introduction 28 
Power converters capable of synthesizing, more than three voltage levels, are commonly classified as 29 
multilevel converters, where a common feature is the possibility to deal with higher voltages [1-3]. 30 
Mainly due to the required voltage levels in an application, multilevel converters are based on simple 31 
structures or based on a cascade connection of simple structures [4-6]. Therefore, approaches with the 32 
split dc-link, with multiple dc-links (independently or not), or a mix of both are possible structures that 33 
allow synthesizing the multi-voltage levels. Dependent on the application (i.e., interface of renewable 34 
energy sources, electric mobility, or storage systems), multilevel converters can be distinguished as 35 
active rectifiers, grid-forming or grid-tied inverters, with the possibility, in each case, of using a 36 
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voltage-source or a current-source structure. The main objective of a multilevel converter is to 37 
synthesize an ac voltage or current with improved quality, also contributing to preserve issues of power 38 
quality. Therefore, the key purpose of multilevel converters are to: (a) Deal with semi-conductor 39 
limitations in high-voltage applications; (b) Deal with limitations of switching frequency; (c) Improve 40 
the power quality; (d) Improve modularity and/or scalability; (e) Deal with controllability [7]. 41 
Power quality has been a concern in an electrical grid, however, the interest for this topic has increased 42 
along the last decades for both residential and industrial levels [8-11], leading to the development of 43 
various multilevel converter topologies [12], as well as control strategies [13]. Moreover, in recent 44 
years, due to the advances in semiconductors and digital control platforms, multilevel converters have 45 
emerged as a suitable alternative to the conventional static multi-pulse structures (i.e., based on 46 
transformers with specific arrangements) as well as an alternative to the conventional two-level 47 
converters. The most conventional multilevel converter, i.e., the neutral-point-clamped (NPC), was 48 
introduced in the last century and since that date, several proposals were introduced for different 49 
applications. Reviews of multilevel converters can be found in [1], in [2], and in [3], where besides the 50 
analysis of the topologies in terms of required hardware and software for the control, prospective 51 
applications are also included. However, since the publication of these reviews, several multilevel 52 
converters have been proposed with innovative features in terms of topology, control, and applications 53 
(e.g., considering applications of smart grids, on-grid and off-grid renewable energy sources, electric 54 
mobility, microgrids, power transmission, and distribution). Compared to the conventional solutions, 55 
increasing the number of voltage levels reduces the size of the passive filters for maintaining similar 56 
indices of power quality, consequently allowing to increase the power density of the equipment, which 57 
is a key factor in many applications. However, a higher number of levels increases the required 58 
hardware resources, which hints to a trade-off between levels, hardware resources, and power density. 59 
Based on these criteria, the objective of this paper is not to cover all the multilevel converters, but 60 
focusing on five-level converters with the possibility to be applied as grid-tied inverters for interfacing 61 
renewable energy sources with the power grid. Therefore, a review of several publications is presented, 62 
where the main focus is on voltage-source structures, grid-tied inverters (with current or voltage 63 
feedback control), single-phase or three-phase structures, and with five voltage levels. In this context, 64 
the main contributions of this paper are related to: (a) The more recent and emerging multilevel 65 
converters (five-level) identified in the literature are presented; (b) The multilevel (five-level) 66 
converters are organized according to the characteristics; (c) A comparison is established based on the 67 
main characteristics in order to identify the pros and cons of each topology.  68 
The paper is directly related with the application of five-level converters to interface renewable energy 69 
sources with the power grid, however, the presented topologies can also be useful for other 70 
applications, both for coupling with the power grid (i.e., as grid-tied inverters) or for island operation 71 
(i.e., as off-grid inverters). A concrete case is the applications of energy storage systems. In fact, the 72 
energy storage systems are flexible systems in terms of power operation, which are capable of 73 
consuming, storing, or providing energy. Taking into account the flexibility offered, energy storage 74 
systems can offer additional advantages for the integration of renewable energy sources, e.g., targeting 75 
power management in a distributed architecture. The up-to-date energy storage technologies are 76 
compiled and investigated in [14], mainly from the perspective of technology efficiency, maturity, cost, 77 
lifespan, and contextualization with the final application scenarios. A review of energy storage systems 78 
about problems and challenges for microgrid applications is presented in [15], and past and present of 79 
the distinct technologies of energy storage systems are presented in [16]. An overview regarding the 80 
history, evolution, and future status of energy storage systems is presented in [17]. Projects directly 81 
related to energy storage systems are presented in [18] and [19], while overviews from the power 82 
electronics point of view are introduced in [20] and in [21]. 83 
  Running Title 
 
3 
The rest of the paper is organized as follows: Section 2 presents an overview of standards for grid-84 
connected converters used for interfacing renewable energy sources; Section 3 presents the selected 85 
topologies of five-level front-end converters; Section 4 presents modulation techniques for five-level 86 
front-end converters. Section 5 establishes a comparison among the selected topologies; Section 6 ends 87 
the paper with the conclusions. 88 
2 Standards for Grid-Connected PV Installations 89 
Over the last decades, the market of PV installations is increasing as a contribution to meet the rising 90 
demand. In terms of power, PV installations can vary from few kW to thousands of MW. However, 91 
the increased integration of PV-based resources into the power systems can cause diverse effects in 92 
practical characteristics that are mainly associated with power quality issues, power management, 93 
demand response, reliability, and safety. 94 
Therefore, the integration of photovoltaic (PV) installations must accomplish with specific standards 95 
and guidelines, which are established according to the country (i.e., the standards and guidelines can 96 
vary from country to country). Such standards are an important requirement, which must be considered 97 
in the specifications of the PV installation, as well as in the design of power electronics. The IEEE 98 
1547 and the IEC 61727 are the most widely recognized standards relevant to these applications, which 99 
are established by the IEEE (Institute of Electrical and Electronics Engineers) and by the IEC 100 
(International Electrotechnical Commission), respectively. Regarding power electronics, the grid-101 
connected front-end converters are designed with the aim to reduce specific harmonic levels, reduce 102 
total harmonic distortion (THD), increase power factor, reduce frequency deviation, and eliminate 103 
leakage currents. 104 
Summarizing, the IEEE 1547 standard is focused on technical specifications for the interconnection 105 
and interoperability among distributed energy resources (DERs) and power systems (at different 106 
distribution voltages, emphasizing DER in radial primary and secondary distribution systems) less than 107 
10 MVA. This standard is intended to be universally adopted, where among others, issues such as 108 
power quality, safety considerations, islanding, and response to abnormal conditions are addressed. On 109 
the other hand, the IEC 61727 standard deals directly with low-voltage non-islanded converters (grid-110 
connected dc-ac inverters). This standard is applied for the interconnection of PV installations (less 111 
than 10 kVA) from the power system in the perspective of single-phase or three-phase residences. 112 
Regarding the aforementioned standards, Table I summarizes the key points of these standards. Besides 113 
the aforementioned standards, there are other relevant standards such as the IEEE 929-2000, which is 114 
specific for PV installations with power below 10 kW. This is a recommended practice guidance 115 
regarding the interface of PV installations, where there are issues such as power quality, safety, 116 
protection, utility system operation, and islanding of PV installations. Other standards, but with lower 117 
importance, are established by the NEC, UL, and so on [22-24]. 118 
Table I. Summary of the grid requirements concerning the IEEE1547 and IEC 61727 Standards 119 
 IEEE 1547 IEC 61727 
Nominal Power 30 kW 10 kW 
Harmonic Level 
(currents) 
Order % Order % 
3-9 4 3-9 4 
11-15 2 11-15 2 
17-21 1.5 17-21 1.5 
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23-33 0.6 23-33 0.6 
>35 0.3 >35 0.3 
Even harmonics <25% of odd harmonics 
THD < 5% 
DC current <1% of rated current <0.5% of rated current 
Voltage variation 
ΔV < 50% 0.1 s ΔV < 50% 0.16 s 
50% < ΔV < 88% 2 s 50% < ΔV < 88% 2 s 
110% < ΔV < 120% 2 s 110% < ΔV < 120% 1 s 
ΔV > 120% 0.05 s ΔV > 120% 0.16 s 
Frequency variation 59.3 < Hz < 60.5 0.2 s 59.3 < Hz < 60.5 0.16 s 
3 Topologies of Five-Level Front-End Converters 120 
In this section, a comprehensive review of the more recent topologies with a special focus on single-121 
phase five-level inverters is provided. It should be noted that the anti-parallel diode of a controlled 122 
switch is considered a separate component, as is the case in normal applications. 123 
A five-level three-phase inverter is proposed in [25]; however, the three-phase system consists of three 124 
separate phases that can operate individually. In each phase, four fully-controlled power switches and 125 
six diodes are needed. This topology is presented in Fig. 1. A coupled inductor is needed for the 126 
topology. The output voltage of the converter can be calculated using (1). It should be noted that S1 127 
operation is complementary to S2. 128 
 (1) 
 129 
Fig. 1. Topology proposed in [25]. 130 
The main advantage of this structure is that it requires fewer controlled switches and has no need for 131 
complex voltage control algorithms for dc-link voltage control algorithms as happens with many other 132 
topologies. The authors also claim that the topology improves power loss. However, a coupled inductor 133 
and certain operating conditions must be met. 134 
In [26] a five-level single-phase inverter based on neutral point and a flying-capacitor is proposed that 135 
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and eight diodes. The output voltage of the converter can be calculated using (2). There are multiple 137 
alternatives for the vdc/4 that can be exploited to maintain the voltage of the floating capacitor within 138 
a tight boundary. 139 
 (2) 
It should be noted that the switches and diodes need different voltage ratings, which can increase 140 
maintenance costs. Voltage fluctuation in the flying-capacitor can affect output quality, as well as the 141 
split power source requirement, which can be limiting, and the utilized switches have different voltage 142 
ratings. Moreover, it can only produce have of the total dc-link voltage, which is not desirable. The 143 
authors compare the performance of the paper with a commercial NPC-5L topology and the results 144 
show a very slight improvement in efficiency.  145 
The authors in [27] modify the structure proposed in [26] and utilize reverse-blocking IGBTs. 146 
However, similar to the previous paper, it utilizes the redundant stages to balance the flying-capacitor 147 
voltage. The disadvantages are also similar. The authors claim that this topology requires a lower 148 
number of semiconductor count, because they are considering each of the reverse blocking IGBTs as 149 
one semiconductor. However, a reverse blocking IGBT is in effect composed of two back to back 150 
IGBTs that do not have any anti-parallel diode and this advantage is not very prominent. On the other 151 
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The output voltage of the converter shown in Fig. 2 can be calculated using (3). Comparing (3) with 158 
(2), it can be seen that they are essentially similar and the only difference is that [27] (c.f. Fig. 2) utilizes 159 
one bidirectional switch instead of two back-to-back unidirectional ones. 160 
 (3) 
A three-phase five-level topology is proposed in [28]. It requires sixteen controlled switches and 161 
sixteen diodes. There are five voltage levels for each phase: 0, vdc/4, 2vdc/4, 3vdc/4, vdc that, by 162 
considering a three-phase operation would result in nine voltage levels. Although the topology has a 163 
relatively low number of switches per voltage levels for all the three-phases, it requires two different 164 
sources, where one of them should be a split-voltage source. This topology is presented in Fig. 3. The 165 
output phase-voltage of the converter shown in Fig. 3 can be calculated using (4). 166 
 (4) 
 167 
Fig. 3. Topology proposed in [28]. 168 
Authors in [29] utilize a seven-level converter previously proposed by Kamal Al-Hadad called PUC to 169 
build a five-level converter with simplified control. This topology is presented in Fig. 4. It is argued 170 
that the previously proposed seven-level converter has a very complex control and requires a high 171 
switching frequency as well as additional sensors. However, the simplified five-level converter changes 172 
the ratio V1=3V2 to V1=2V2 and also introduces a self-balancing algorithm to simplify the control. The 173 
output voltage levels are ±vdc/2, ±vdc/4, 0, which achieve a unity voltage ratio between output to the 174 
input voltage. The unnecessary of a split power source is another advantage of such a system. The 175 




























Fig. 4. Topology proposed in [29]. 179 
A single-phase five-level structure is proposed in [30] based on the switching capacitor technique. 180 
Fig. 5(a) shows the proposed structure and the phase output voltage can be calculated using (6). Since 181 
the capacitors utilized in the topology can be easily balanced without needing any complex closed-loop 182 
control, one of the advantages of this system is a simple control. However, the most important benefit 183 
of the presented circuit is its voltage boosting capability. For an input source with a voltage vdc, it can 184 
produce a five-level ac output voltage with voltage levels of 0, ±vdc, and ±2 vdc. For achieving this goal, 185 
one power supply, two capacitors, ten diodes, and seven power switches are required. This structure 186 
has a high number of active and passive components; however, one main advantage of this method is 187 
that it can produce an output twice the voltage level of the power supply. 188 
 (6) 
In [31], a single-phase five-level inverter with fault tolerance is proposed. The proposed converter 189 
consists of seven power switches as well as twelve power diodes. A diode-bridge in combination with 190 
a power switch in the output is utilized to cut-off the fault current. However, the utilized diode bridge 191 
of the fault circuit breaker in the output can severely hinder the efficiency of the converter. Fig. 5(b) 192 
shows the structure of the converter proposed in [31]. The output voltage of the topology shown in 193 












  Running Title 
 
8 





Fig. 5. Topologies: (a) Proposed in [30]; (b) Proposed in [31]. 200 
A five-level inverter with a modular switched capacitor circuit is proposed in [32]. The main advantage 201 
of this topology is that the voltage levels can be increased by adding more switched capacitor bridge 202 
modules. As can be seen in Fig. 6, the topology has twelve diode-switch sets for a five-level inverter. 203 
With each extra switched capacitor module, the output voltage amplitude can be increased to four times 204 
the input voltage vdc. The first two switch groups are defined by (8) and (9). 205 
 (8) 
 (9) 
Considering the defined switching groups and the remaining switches, it is possible to calculate the 206 


































Fig. 6. Topology proposed in [32]. 209 
Another five-level fault-tolerant structure is proposed in [33]. This topology is presented in Fig. 7. It 210 
consists of six IGBT-diode sets, as well as a bidirectional switch and an NPC leg. Compared to many 211 
other topologies with fault current limiting capability, this one has a moderate number of switches and 212 
capacitors. The required NPC can be considered one of the disadvantages of such topologies. 213 
Moreover, this topology can produce output voltages in the range of ±vdc. The output voltage levels 214 
based on the input source and the capacitor voltage can be calculated using (11). In the case of 215 
vc2 = vdc/2 there are five symmetrical voltage levels. 216 
 (11) 
 217 
Fig. 7. Topology proposed in [33]. 218 
A five-level inverter for medium voltage applications is proposed in [34]. Although the paper focuses 219 
on a three-phase structure, it can be easily utilized as a single-phase system too. The system includes 220 
eight switch-diode sets as well as two extra diodes for each phase. One of the disadvantages of such a 221 
topology is requiring a split-source supply and three additional capacitors. The output voltage levels 222 
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disadvantage of this topology is a relatively complex balancing procedure for the three flying-224 
capacitors in each phase. Although the authors claim that the number of diodes is reduced compared 225 
to many previous topologies, the number of semiconductor devices is still relatively high. The output 226 





Fig. 8(b) depicts another five-level inverter based on a split-source supply [35]. It requires fourteen 229 
switch-diode sets and four extra diodes. Although this topology requires a higher number of 230 
semiconductor devices compared to the topology proposed in [34], it has some other significant 231 
advantages including: simpler control, no flying-capacitor, and fault-tolerant structure. The output 232 




























Fig. 8. Topologies: (a) Proposed in [34]; Proposed in [35]. 238 
A bidirectional topology based on a half-bridge front-end structure and two flying-capacitor cascade 239 
structures is proposed in [36]. This topology is shown in Fig. 9. This topology has a split dc-link and 240 
two flying-capacitors, which represents the main disadvantage of this topology since it increases the 241 
control complexity. When compared with other topologies, this one requires a significative number of 242 
switching devices. Each of the flying-capacitor cells is formed by four switching devices, which are 243 
responsible for producing three voltage levels. The output phase voltage of the topology shown in 244 
Fig. 9 can be calculated based on the switch states defined in (14). 245 
 (14) 
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 247 
Fig. 9. Topology proposed in [36]. 248 
A bidirectional topology based on a full-bridge front-end structure and a bidirectional-bipolar cell 249 
connected between the neutral wire and a split dc-link is presented in [37]. This topology is presented 250 
in Fig. 10(a). The full-bridge structure is responsible for obtaining three voltage levels (+vdc, 0, -vdc), 251 
while the bidirectional-bipolar cell is responsible for obtaining the other two voltage levels (+vdc/2, -252 
vdc/2). The output phase voltage can be calculated using (16) In order to optimize the efficiency, the 253 
switching devices S1 and S2 can be switched at a low-frequency (i.e., the frequency of the power grid 254 
voltage), while the other switching devices are switched at high-frequency. 255 
 (16) 
A bidirectional topology based on a full-bridge front-end structure and a back-end dc-dc structure with 256 
a split dc-link is presented in [38]. This topology, shown in Fig. 10(b), operates with five voltage levels, 257 
according to the operation of the back-end dc-dc converter. The switching devices s1 and s2 are 258 
switched at a low-frequency (i.e., the frequency of the power grid voltage), while the other switching 259 
devices are switched at high-frequency. As claimed in the paper, this is an import aspect since it is 260 
possible to optimize the operation of the converter, reducing the switching losses. The output phase 261 























Fig. 10. Topologies: (a) Proposed in [37]; (b) Proposed in [38]. 267 
Modular multilevel converters (MMC) are another type of circuit that can realize five-level output 268 
voltage [39, 40]. In a way, MMCs are an extension of the earlier multilevel circuits based on the flying-269 
capacitors, with the exception that MMCs are much more feasible in higher voltage levels [41]. 270 
Theoretically, there is no limit to the number of voltage levels that an MMC can achieve, but the 271 
practical considerations such as controller complexity and cost would limit the number of voltage 272 
levels. Since the main advantage of the MMC topologies is in higher voltage and higher voltage levels, 273 
here only two of the more basic topologies that utilize half-bridge and full-bridge submodules are 274 
considered that are shown in Fig. 11(a)¸ Fig. 11(b), and Fig. 11(c). The output voltage of the 275 
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Fig. 11. MMC topologies: (a) Proposed in [42]; (b) Proposed in [43]; (c) Proposed in [44]. 284 
In [42] each MMC submodule has a half-bridge structure requiring two switches and two diodes. With 285 
the structure proposed in [42], eight switch-diode sets,  two inductors, and four capacitors are required 286 
[45]. However, it is possible to reduce the number of required modules to half, if the switching 287 
technique in [46] is utilized. Based on the control technique proposed in [46], four switch-diode sets,  288 
two inductors, and four capacitors are required. On the other hand, the size of the required inductor 289 
increases. The structure proposed in [43], requires double the switch-diodes sets, than the one proposed 290 
in [42]; however, because of the control proposed in [43], smaller capacitors can be used, while at the 291 
same time increase the output to input voltage ratio to around 0.7vdc. Another advantage of these MMCs 292 
is better fault tolerance. 293 
There are other MMC topologies that focus on additional features such as sensorless balancing and/or 294 
parallel connection [39, 45, 47, 48]. As an example, an extra half-bridge is introduced in [44, 49] that 295 
brings about the capability to connect neighboring modules in parallel. The parallel connection 296 
decreases string impedance, reduces current ripple, and improves the balancing capability of the 297 
capacitors. The parallel connection of modules distributes load current among multiple capacitors [50] 298 
and reduces requirements on the current rating of the switches to one half. Sizing the switches to lower 299 
current ratings compensates double the number of discrete switches of the MMCSP, and the amount 300 
of silicon needed is comparable to the MMC topology in [43]. The control method proposed in [51] 301 
reduces the complexity of the control algorithm to the level of standard MMCs. Large voltage 302 
differences and temporal imbalance might cause inrush currents between paralleled modules and 303 
reduce the feasibility of the parallel mode. Means to overcome the inrush currents are presented in [47]. 304 
4 Modulation Techniques for Five-Level Front-End Converters 305 
One distinguishing aspect of the multilevel converters, when compared to the traditional two-level 306 
converters, is the wide variety of usable modulation techniques. Multilevel converters require different 307 
modulation techniques in order to synthesize all its possible voltage levels, regardless of being 308 
three-level, five-level, or higher-level converters. Moreover, different modulation techniques can be 309 
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only feasible to specific converters, as is the case of techniques that are specially developed for a given 311 
converter in order to optimize, for instance, the switching losses. 312 
In a voltage source inverter, the modulation technique is responsible for transforming a given reference 313 
voltage into a set of defined states of the switching devices comprising the converter, so that the desired 314 
reference voltage or current, depending on the used feedback control, is produced at its ac side. The 315 
two most common groups of modulation techniques for voltage source inverters, regardless of the 316 
number of voltage levels, are the pulse-width modulation (PWM) and the space vector modulation 317 
(SVM). However, these two groups of modulation techniques must be properly adapted when applied 318 
to multilevel converters. 319 
4.1 Pulse-Width Modulation (PWM) 320 
PWM is a modulation technique widely used in two-level and three-level inverters, where a single 321 
triangular carrier and one (in two-level inverters) or two (in three-level inverters) reference voltages 322 
are used. The popularity of this technique is due to its ease of implementation, especially regarding 323 
digital signal processor (DSP) based control systems, and due to the establishment of a fixed switching 324 
frequency, which is useful for sizing the output passive filters of the converter. Besides, since most 325 
inverters contain complementary pairs of active switches, one triangular carrier can be used to generate 326 
a pair of complementary signals for the switches. However, in multilevel converters, it is mandatory 327 
to use either more than one triangular carrier or more than two reference voltages in order to obtain the 328 
total number of possible voltage levels. 329 
The classical multilevel PWM techniques consist of increasing the number of triangular carriers, which 330 
are either vertically or horizontally distributed, and the number of triangular carriers must be n-1, where 331 
n is the number of voltage levels. For the specific case of this paper, i.e., five-level inverters, four 332 
triangular carriers and one reference voltage should be used in order to attain a five-level operation 333 
with a classical multilevel PWM technique. Besides, taking into consideration the triangular carriers 334 
disposition, two main schemes can be feasible, i.e., with vertical disposition and horizontal disposition. 335 
In a vertical disposition-based PWM, all the carriers have the same amplitude and frequency but 336 
different average values, so that the maximum value of a given carrier coincides with the minimum 337 
value of the upper one, and so on. In this case, two of the carriers are only positive and the other two 338 
are only negative. In terms of phase, there are three main approaches regarding vertical-disposition 339 
PWM schemes: (a) phase disposition, where all the carriers have the same phase (Fig. 12(a)); (b) phase 340 
opposition, where the positive carriers are 180º phase shifted with the negative carriers (Fig. 12(b)); 341 
(c) alternative phase opposition, where the consecutive carriers are 180º phase shifted from each other 342 
(Fig. 12(c)). Vertical-disposition is suitable for topologies comprising a split dc-link, such as NPC and 343 
flying-capacitor, but can lead to power unbalances in topologies with independent dc-links. Regarding 344 
horizontal-distribution, this scheme is also termed as phase shifted PWM, where all the carriers have 345 
the same amplitude, average value and frequency but different phase angles. The phase shift between 346 
consecutive carriers should be equal to 360º/n, where n is the number of triangular carriers. Hence, in 347 
this case, each triangular carrier is 90º phase shifted from each other, as can be seen in Fig. 12(d). 348 
Another possibility is to use two reference voltages 180º phase shifted between each other (as in a 349 
unipolar PWM scheme) and only two triangular carriers obeying to a 180º/n ratio. In this case, the 350 
carriers are not evenly divided in one switching period due to the additional reference voltage, which 351 
emulates the two removed carriers, as can be seen in Fig. 12(e). Horizontal-disposition schemes have 352 
the advantage of multiplying the switching frequency (the frequency of each carrier) into the output 353 
frequency by a factor of n, (four, in this case), similarly to an interleaved converter. Compared to 354 
vertical-disposition, this scheme allows a balanced power distribution in topologies such as cascaded 355 
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multilevel and a natural voltage balancing in the flying-capacitor topology. Nevertheless, 356 
vertical-distribution schemes allow a lower THD in the output voltage than the horizontal-distribution 357 
for the same characteristics of operation [3, 52-56]. 358 
However, depending on the available resources, the use of multiple triangular carriers can also be an 359 
obstacle. One method to suppress this is to use a single triangular carrier but different reference 360 
voltages, also called modified reference voltages. Therefore, each complementary pair of signals for 361 
the active switches is achieved not from each triangular carrier but from each reference voltage. This 362 
approach can also be used to optimize the switching frequency of a multilevel converter. For instance, 363 
in [38] is implemented a modulation strategy that allows an active switch pair to operate with a 364 
switching frequency equal to the low-frequency component of the output voltage, i.e., the power grid 365 
frequency. This allows reducing the switching losses of the converter or, even further, to apply a 366 
different type of power semiconductor that does not need to be fully-controlled (e.g., thyristor), offering 367 
lower conduction losses and a lower cost. Fig. 12(f) shows an example of this modulation scheme, 368 
where one carrier and two references can be seen, generating three pairs of switch signals. 369 
   
(a) (b) (c) 
  
 
(d) (e) (f) 
Fig. 12. Pulse-width modulation: (a) Vertical phase disposition PWM carriers for five-level inverters; 370 
(a) Vertical phase opposition PWM carriers for five-level inverters; (c) Vertical alternative phase 371 
disposition PWM carriers for five-level inverters; (d) Horizontal disposition PWM carriers for five 372 
level inverters using based on four carriers and one reference voltage; (e) Horizontal disposition 373 
PWM carriers for five level inverters using based on two carriers and two reference voltages; 374 
(f) Horizontal-disposition PWM carriers for five-level inverters using a single carrier and a modified 375 
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4.2 Space Vector Modulation (SVM) 377 
While the PWM techniques are based on the modulation of each complementary pair of active 378 
switches, the SVM technique consists of acting upon the converter as a whole. This means that, in each 379 
instant, the state of all the active switches comprising the converter is determined in order to satisfy a 380 
given reference voltage. This is achieved via a coordinate transformation from a-b-c to α-β, where the 381 
reference frame is divided into sectors that contain a given output voltage. In order to synthesize the 382 
desired voltage (which is contained in a given sector), two adjacent voltage vectors (which are 383 
produced by a given converter state) should be used, with the length of each one being proportional to 384 
the on-time of each converter state. Compared to PWM, SVM also allows a fixed switching frequency, 385 
but reduces the total number of commutations of a given switch in each output cycle, since each switch 386 
state can be assigned in a way that avoids redundant switching. A similar strategy, called pulse 387 
decoding, can be seen in [57], where only one switch pair switches at high-frequency. Moreover, SVM 388 
allows a better utilization of the dc-link voltage, since it inherently comprises a third harmonic injection 389 
that allows achieving an output voltage 15% higher than PWM for the same dc-link voltage and 390 
modulation index. Due to this reason, SVM is an interesting modulation technique to be applied in 391 
three-phase inverters for three-wire systems, as is the case of traction applications, for instance [58, 392 
59]. The main disadvantage of SVM compared to PWM is its complexity, requiring calculations that 393 
do not exist in PWM. 394 
In multilevel converters, SVM is attainable through a higher number of sectors, as well as a higher 395 
number of voltage vectors. While three-phase two-level converters allow six non-null voltage vectors 396 
and six sectors, as can be seen in Fig. 13(a) three-phase five-level converters allow sixty non-null and 397 
non-redundant voltage vectors, comprising a total of ninety-six sectors, as represented in Fig. 13(b). 398 
each triangle represents a sector, while each triangle vertex represents one voltage vector. The number 399 
of voltage vectors depends on the nature of the converter, i.e., whether it allows redundant states 400 
(multiple voltage vectors to produce the same output voltage) or not (only one voltage vector to produce 401 
a given output voltage) [60-62]. SVM is advantageous over PWM when the number of levels is very 402 
high, i.e., when controlling the converter as a whole is simpler to implement instead of controlling each 403 
complementary switch pair. 404 
  
(a) (b) 
Fig. 13. Space vector representation for three-phase inverters: (a) Two-level; (b) Five-level. 405 
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This section presents a comparison regarding the topologies identified in section 3. The comparison 407 
was performed considering three main categories: with flying-capacitor, without flying-capacitors, and 408 
MMCs. For all the topologies, the key parameters were considered. Table II shows the comparison 409 
between the topologies. Analyzing this table in more detail, the MMC topologies [44, 49] requires 410 
more devices (diodes and switching devices), which can be identified as a disadvantage since it can 411 
increase the conduction and switching losses, contributing to reduce the efficiency. Besides the MMC 412 
topologies, the topology [28] requires two sources and is the only topology with this requisite, which 413 
can be impeditive for applications as renewables since two independent sources are required. The 414 
topology[25] requires the use of a transformer, which can be a disadvantage, but it only requires a 415 
single source and no capacitors for obtaining the five voltage levels. Topologies [25, 29, 30, 32, 33]  416 
require a single dc-link, i.e., it is not necessary a split dc-link for the operation with five-levels, 417 
therefore, for applications as renewables, this is an interesting aspect. Since fault tolerance and 418 
reliability issues are not the main focus of this review, only a few examples of the more recent 419 
topologies [31, 33, 43] were considered. Considering the fault-tolerant topologies, it is clear that higher 420 
tolerance to fault comes at the cost of a significantly higher number of active components. 421 
The main problem in the methods based on the flying-capacitors is the control complexity. When the 422 
capacitor voltage is a fraction of the supply voltage, then the controller should monitor the voltage of 423 
that capacitor and actively maintain it in a tight boundary. On the other hand, the methods based on the 424 
multiple/split sources are more expensive to implement in the end, since they require either separate 425 
power sources or keeping the split source voltage considering all the inherent differences in the system. 426 
The capacitors of the split dc-link may exhibit a difference in voltage sharing, causing a voltage ripple 427 
in the dc-link. Consequently, the stabilization of the voltage ripple may require a considerably large 428 
dc-link capacitor. In addition, any imbalance in the load causes a neutral current, which causes a 429 
perturbation in the split dc-link voltage [63]. Consequently, balancing the split dc-link capacitors is the 430 
subject of a proper control. Therefore, as happens always in engineering applications, here a trade-off 431 
should be maintained on the control complexity, sensor requirements, fault tolerance, and cost. 432 
Regarding the topologies based on modular structures, only a few of them are present, since the main 433 
advantage of such methods are framed in higher voltage levels. Therefore, as a five-level converter, 434 
modular multilevel methods are not very economical. 435 
Regarding the number of semiconductors, it is commonly known that a higher number of passive 436 
semiconductors contributes to decrease the cost and the control complexity of the inverter, but 437 
negatively affects its efficiency [64]. Consequently, the additional production of heat contributes to 438 
increase the requirements on system cooling, as well as to accelerate the aging of semiconductors [65]. 439 
In this context, higher efficiency is generally achieved by trading the number of passive 440 
semiconductors (e.g., diodes) and active semiconductors (e.g., MOSFETs and IGBTs) [66]. Naturally, 441 
a higher overall number of components in the inverter, both passive and active, lowers its reliability, if 442 
the components do not introduce fault-tolerance itself [67]. 443 
































[26] 8n 8n 1 n Yes 0 ½ ±vdc/2, ±vdc/4, 0 *** No 
[27] 8n 6n 1 n Yes 0 ½ ±vdc/2, ±vdc/4, 0 *** No 
[29] 6n 6n 1 n No 0 1 ±vdc, ±vdc/2, 0 ** No 
[30] 7n 10n 1 2n No 0 2 ±2vdc, ±vdc, 0 ** No 
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[32] 12n 12n 1 4n No 0 4 ±4vdc, ±2vdc, 0 ** No 
[34] 8n 10n 1 3n Yes 0 1/2 ±vdc/2, ±vdc/4, 0 *** No 





[25] 4n 6n 1 0 No 1 1 ±vdc, ±vdc/2, 0 * No 
[28] 4n+4 4n+4 2 0 Yes 0 1 ±vdc, ±3vdc/4, ±vdc/2, ±vdc/4, 0 * No 
[31] 7n 10n 1 0 Yes 0 1/2 ±vdc/2, ±vdc/4, 0 * Yes 
[33] 8n 8n 1 0 No 0 1 ±vdc, ±vdc/2, 0 *** Yes 
[35] 14n 18n 1 0 Yes 0 1 ±vdc, ±vdc/2, 0 *** Yes 
[37] 5n 9n 1 0 Yes 0 1 ±vdc, ±vdc/2, 0 ** No 





[42] 8n 8n 1 4 Yes 2 0.5 ±vdc/2, ±vdc/4, 0 *** No 
[43] 8n 8n 1 2 Yes 2(2) 0.71 ±vdc, ±vdc/2, ±vdc/4, 0 *** Yes 
[46] 4n 4n 1 2 Yes 2(2) 0.5 ±vdc/2, ±vdc/4, 0 *** No 
[44, 49] 16n 16n(3) 2 2 Yes 2 1 ±vdc, ±vdc/2, 0 ** Yes 
(1) Anti-parallel diodes of the IGBTs are considered separate components, as is the case in many applications 445 
(2) relatively large inductors 446 
(3) with half the rated current on each switch 447 
6 Conclusions 448 
Worldwide, distributed renewable energy resources are seen as absolutely fundamental to accomplish 449 
with the target to minimize environmental concerns, to obtain access to affordable energy, and to 450 
contribute to a sustainable power grid. Over the past few decades, in order to enable the increasingly 451 
effective integration of renewable energy sources, power electronics technologies have played a 452 
leading role. In fact, even today, power electronics technologies are seen as one of the fundamental 453 
challenges for the widespread use of renewable energy sources. Embracing this context, this paper 454 
presents a review of power electronics converters that can be used for interfacing renewable energy 455 
sources into the power grid, concentrating on front-end converters with a voltage-source structure. 456 
More specifically, in a more attractive future perspective, this review is only focused on five-level 457 
structures. Thus, throughout the paper, the most relevant five-level topologies for the contextualization 458 
of renewable energy sources in smart grids are presented. As result, an effective comparison between 459 
the topologies is presented, highlighting key aspects that are useful to select a topology in detriment of 460 
others, according to the number of passive and active semiconductors, sources, capacitors, split dc-461 
links, inductors, and voltage levels. As an example, based on the established comparison, it is possible 462 
to conclude that topologies with more than one source are not advantageous and, on the other hand, 463 
topologies with a single dc-link represent an interesting aspect for renewable energy source 464 
applications. Based on the established comparison, it is possible to conclude that topologies with more 465 
than one source are not advantageous and, on the other hand, topologies with a single dc-link represent 466 
an interesting aspect for renewable energy source applications. The comparison also shows that 467 
topologies with a flying capacitor are not ideal concerning fault-tolerant characteristics, and it was 468 
identified a topology that accomplishes with the combined criteria as fault-tolerant, unnecessity of 469 
flying capacitors, and with reduced control complexity, which are three relevant features for obtaining 470 
reliable and high-efficiency converters to interface renewable energy sources with the power grid. The 471 
topologies that require lower control complexity are all based on structures independent of flying 472 
capacitors, which is understandable, since such capacitors require a dedicated control loop. Moreover, 473 
such topologies require additional hardware, such as sensors and signal conditioning circuits. On the 474 
other hand, the topologies based on modular structures require more control complexity, since these 475 
structures are based on submodules (i.e., constituted by half-bridge or full-bridge converters). 476 
Notwithstanding, it is important to emphasize that the objective of this paper is not directly related to 477 
the identification of a specific topology that complies with all the benefits under study; it has the goal 478 
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of presenting the different advantages and disadvantages of each topology in order to facilitate the 479 
comparison of such topologies for different purposes. 480 
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